Abstract: Based on SMIC 0.18 μm standard CMOS technology, an input-powered vibrational energy harvesting interface circuit is proposed. It can be applied in energy harvesting devices for the extremely low voltage and high conversion rate. The simulation results show that the minimum input voltage could be as low as 0.15 V by utilizing bulk-driven technique. Correspondingly, the voltage conversion efficiency can reach up to 80%. And the power conversion efficiency is also 80% when voltage equals to 0.25 V. The proposed input-powered interface circuit, compared with the conventional output-powered circuits, can automatically shut down when the input voltage amplitude is low enough, thereby avoiding unnecessary energy loss.
Introduction
With the increasing demand for portable and lightweight electronic devices, replacement or recharge of batteries is becoming more and more difficult to design. In this case energy harvested from ambient sources offers a promising solution to the problem. And harvesting ambient vibration energy through piezoelectric (PE) means is a popular way to harvest energy [1, 2] . The structure of vibrational energy harvesting system is shown as Fig. 1 . At the first stage, the piezoelectric transducers convert effective vibrational energy into electrical energy, which is an AC signal, and so a rectifier (AC-DC) is required to convert AC voltage into DC voltage. To provide a stable power supply for the loads, DC-DC converter is used subsequently. The most vibrational energy harvesting systems have an effective operating frequency ranging from mHz to kHz [3] , as well as the extremely low output power and voltage, so an efficient converter is necessary.
The content of this paper are listed as following: the Section 2 describes the architecture and the principle of the interface circuit; the Section 3 discusses the simulation results; finally, a conclusion is presented in the Section 4.
The input-powered vibrational energy harvesting interface circuit
The circuit consists of two stages: the MOS full-wave rectifier and the active diode. The full-wave rectifier converts the negative half waves of the input sinusoidal signal into positive ones. However it can not store charges in the load capacitance due to the fact that it does not have the ability to control the current direction. So the active diode as a second stage is required, which could be either a conventional diode-connected PMOS or an active diode. For the lower turn-on voltage and smaller reverse leakage current, the active diode is more appropriate.
a. CMOS rectifier circuit
The conventional full-wave bridge rectifier consists of four diodes [4] , as shown in Fig. 2 (a) . The forward voltage drops on the diodes will result in a large number of voltage losses and decrease the power conversion significantly. Thus conventional diode-based ac/dc rectifier is not suitable for the vibrational energy harvester for its high voltage. CMOS rectifier circuit proposed composes of four standard MOSFETs, as shown in designed low voltage rectifier. One way is to increase the devices size, another is to utilize the body bias technique.
It can be seen from the equation (1), Vth will decrease with the increasing of VBS. And a smaller threshold voltage means a smaller onresistance. Therefore an appropriate bias voltage can be applied to the substrate of P1 and P2. Fig. 2 (c) shows a simple diode connected NMOS voltage divider circuit [6] , which generates the bias voltage for PMOS transistors. In a standard CMOS process, the substrate of NMOS transistors N1 and N2，is grounded directly. Fig. 3 shows the output voltage varying with the input voltage.
b. Active diode
Once the input voltage exceeds the threshold voltage，current backflow occurs, and the storage capacitor directly connected to the rectifier will discharge. Therefore it is necessary to add a second stage to control the direction of the current. Since the threshold voltage in a conventional diode-connected MOS transistor will result in a low efficiency, so an active diode is adopted here. The conduction voltage drop of the active diode is much smaller than the forward-bias voltage drop of a junction diode, and the active diode can be regarded as an ideal diode.
As shown in Fig. 4 (b) , the active diode composes of a comparator and a PMOS switch. The PMOS switch, PS, is controlled by the comparator. Its drain and source terminals are equivalent to the anode and cathode terminals of a diode respectively. The comparator detects the voltage between these two terminals: When Vout is higher than Vrec, the comparator outputs a high voltage to the gate terminal, which turns off PS to prevent the reverse current; conversely, if Vout is lower than Vrec, the comparator outputs a low voltage to turn on PS. To reduce the onresistance, a large size of PS should be chosen, but it could increase the area and the gate capacitance accordingly. Therefore the comparator should be sufficient to drive a large size MOSFET. In addition, a substrate adjusting circuit is required for PS to avoid the opening p-n junction during the startup process. A bypass PMOS diode, PD, in parallel with PS is added in the circuit to ensure that the active diode can be safe open in all process corners, as Fig. 4 (c) shows. It enhances the reliability of the active diode under worst-case conditions, although there will be some area overhead. After the active diode open, PD will stop working and keep into a high impedance state.
The comparator is the critical part for an active diode. For the bulkdriven MOS transistor, given VGS is constant, the leakage current is shown in the equation (2):
Obviously, when MOS operates in the saturation region, the drain current is controlled by VBS. An extremely low VBS can be used to modulate the channel current, thus avoiding the limit of threshold voltage effectively. So a bulk-driven comparator is used. The fixed gate bias is added to the input transistors so as to make transistors work stably. Because the bulk-driven transconductance is much smaller than the gate transconductance, the size of the devices should be large enough to provide a proper operating current. To form a strong inversion channel, the substrate of the differential pair P5, P6 is connected to the minimum potential. A simple common source structure is employed in the second stage which provides a larger output swing. Compared with the common comparators, the differential pair is powered by the V-terminal directly. When the input voltage of the comparator is not high enough, the comparator automatically stops working to save energy consumption and improve the system efficiency, which is called input-controlled standby mode and zero standby power [7] . The architecture of the comparator is shown in Fig. 5 . 
Simulation results
Based on SMIC 0.18 μm standard CMOS technology, the circuit is simulated and verified. Suppose the default frequency of the input signal is 100 Hz, load resistance is 40 kΩ, and capacitance is 8 μF. Fig. 6 (a) shows the voltage conversion efficiencies at different process corners. The efficiency could reach 80% when the input voltage equals to 0.15 V under the typical condition. The voltage conversion efficiency is expressed as follows:
The voltage conversion efficiency varies under different load conditions with the variation of discharging time. Fig. 6 (b) shows the different voltage conversion efficiencies with the increasing of loads. As the load increases, the discharge cycle and the voltage conversion efficiency also increase.
The power conversion efficiency is expressed as follows: Fig. 7 shows the power conversion efficiency of the input-powered and the 
